Move Move	Text Search	Close
21 NOV 95 16:27:17	U.S. Patent & Trademark (Office P0005
interrupt handler po operation comprised reinitializes the ma respond to the clock reinitializes the ma	2,404 [IMAGE AVAILABLE] ortion, a method and apparatus for it of providing a The hardware in program in the event that the main program and ler and the delay continuous interrupt imer fails to operate. Therefore,.	e watchdog timer hin program fails to punter handler in the event
US PAT NO: 4,809 US-CL-CURRENT: 371/6 260 267	9,280 [IMAGE AVAILABLE] 52; 364/231, 232.8, 237.2, 237.4, 24 0.8, 262.4, 262.9, 264, 264.5, 265, 7.9, 270, 270.3, 270.4, 285, DIG.1;	L4: 4 of 7 12, 243, 243.3, 260.4, 266, 267, 267.4, 595/185.08
according to a certal timer circuit provide time interval by countries with a the counting, forcible system program of the to the counter before the normal period of completion of the counter before completion of the countries with the the countries	cutes a certain system program with hin system clock. The microcomputer led external to the microcomputer which a certain timer clock which is counter for a certain count and, up by resets the microprocessor of the microprocessor has a step of processor has a step of processor has a step of processor the timer clock of the watchdog time the timer clock of the watchdog times interrupts the microprocessor by the microcomputer of the time of the microcomputer of the time of the microcomputer of the microcompute	includes a watchdog nich counts a certain is separate from the con completion of e microcomputer. The ducing a reset output ne system action
US-CL-CURRENT: 595/ 234	1,461 [IMAGE AVAILABLE] (EE); 364/222.2, 222.3, 222.4, 231, 2 1, 237.2, 237.4, 237.8, 241.2, 243, 1.9, 247, 252, 259.9, 284, 284.2, DI	243./. 244. 244.6.
radiotelephones is a signalling, while al microprocessor is or and an address bus. microprocessor by set to control signals properties (IR) to profine instruction. The microprocessor and carry flags associated increment unique architecture in four or less close general purpose registers and carry flags are interrupts, the program counter registers and zero and carry flags registers and zero a execution time is mispeeds to conserve program counter is mispeed t	cessor for controlling portable and architectured to process high speed as ominimizing power drain. The architectured around three buses, a data Data signals are routed between the electively interconnecting the three provided by ALU and control programm is decode program instructions loaded by decode program instructions loaded by decode the appropriate control signal proprocessor also includes three genetic logic unit (ALU) with two temps, a temporary program count at the microprocessor, all instruct of the microprocessor, all instruct sters and zero and carry flags are the microprocessor switches over to ster, duplicate general purpose regard carry flags and their duplicates nimized, the microprocessor can be ower drain, while maintaining the togh-speed, cellular type supervisory dying the present invention can be a lication where both low power consume LEAR PAGE, PLEASE	supervisory nitecture of the bus, a register bus e various blocks of the e buses in response hable logic arrays I in instruction s for executing each heral purpose borary registers and er register and er. Because of the hions can be executed inter register, duplicated, and, the duplicate gisters and duplicate eneral purpose s. Since instruction operated at slower chrough-put necessary or signalling. Thus, a
INPUT:		

2)	995 16:29 hold/Re	EM029340 Invali		y Selected Scr_Mode Prt_Al	rt_Rem Cont_Pr		Chg_Scr Prt_Blk
	Move		Text	Search		Close	
	21 NOV 95	5 16:31:01	U.S. Pat	ent & Trademark	Office	P0010	
	US PAT NO US-CL-CUR	RENT: 595/182.12 943.91,	944.2, 944.3,	/931. 934. 934.7	.1, 947.2, 948.4	,	
	CLAIMS:						
	CLMS(1)						
	command microco cycles been re (b) swit	microcomputer or ds, and switches omputer or micros of said microcomeset; and ching means for doutput terminal	to a second l rocessor coun puter or micr operatively c	ogic state when ts a predetermin oprocessor after onnecting said b	a counter in sai ed number of clo said counter ha	d GX IS	
	CLAIMS:						
	CLMS(3)		•		•		
	comman said la circui number said c isolatin	omputer or micropoles, and atch circuit being tin said microcology of clock cycles ounter has been as aid backup ball when said back	g switchable omputer or mi of said micr reset; and ttery input t	to said second s croprocessor cou ocomputer or mic	tate when a coun nts a predetermi roprocessor afte	ned r	
	CLAIMS:						
	CLMS (4)						
	a counte a latch said mi clock counte state; a switch	nd to provide a cr circuit; circuit which sw crocomputer or cycles of said mandaing circuit whicks said	itches to a s icroprocessor icrocomputer , and which c	econd logic stat counts a predet or microprocesso	ermined number o Rafter said	f	
	US PAT NO US-CL-CUR	9: 4,860,289 RENT: 595/182.18	IMAGE AVAILA; 371/62;	BLE] /185.08	L5: 12 of 28		
	SUMMARY:						
	BSUM (23)	_		_			
	the frequ	ely, sla ency of the osci essor. The count COPY AND CLEAR P	llator, wheth er utilizes t	er within or wit	hout the	o set	S. See
	INPUT:	/////				_	
						<u> </u>	
							_

		ng_Scr
Interrup	Hold/Res Clr_Out PREF NDC_Add Pg/Scr_Mode Prt_Al Prt_Rem Cont_Prt Add_Blk Prt_Rem Cont_Prt Add_Blk	rt_Blk
	Move Text Search Close	
	(FILE 'USPAT' ENTERED AT 16:21:54 ON 21 NOV 95)	
	SET PAGELENGTH 62 SET LINELENGTH 78 L1 26522 S 395/?/CCLS L2 1403 S L1 AND (MICROPROCESSOR?)/AB L3 2 S L2 AND (RING (5A) COUNTER (5A) CLOCK?) L4 7 S L2 AND (COUNTER (5A) CLOCK?)/AB L5 28 S L1 AND (MICROPROCESSOR? (5A) COUNTER (5A) CLOCK?)	
	=> s l1 and (microprocessor? (5a) variable (5a) clock?) 63992 MICROPROCESSOR? 268077 VARIABLE 238405 CLOCK? 17 MICROPROCESSOR?—(5A)—VARIABLE—(5A)—CLOCK? L6 6 L1 AND (MICROPROCESSOR? (5A) VARIABLE (5A) CLOCK?)	
	=> d l6 kwic 1-6	
	US PAT NO: 5,440,749 [IMAGE AVAILABLE] L6: 1 of 6 US-CL-CURRENT: 595/800; 364/232.8, 244.3, 926.6, 931, 937.1, 965.4, DIG.1, DIG.2	
	SUMMARY:	
	BSUM (20)	
	In a further aspect of the invention, the microprocessor system has a ring counter variable speed system clock connected to the central processing unit. The central processing unit and the ring counter variable speed system clock are provided	
	CLAIMS:	
	CLMS (23)	
	23. The microprocessor system of claim 9 in which said microprocessor system is configured to operate at a variable clock speed; said microprocessor system additionally comprising a ring counter variable speed system clock connected to said central processing unit, said central processing unit	
	US PAT NO: 5,339,395 [IMAGE AVAILABLE] L6: 2 of 6 US-CL-CURRENT: 595/510; 364/232.9, 239.7, 247.4, 260.1, 270.5, 271, DIG.1; 370/91	
	DETDESC:	
	DETD(140)	
	When the host microprocessor 12 uses asynchronous bus control, data transfers between the bus interface 10 and the host microprocessor 12 16:33:14 COPY AND CLEAR PAGE, PLEASE	
	INPUT:	
	III UI.	
200000000000000000000000000000000000000		

mærri	Move Clr_Out D_Ref NDC_Add Pg/Scr_Mode Prt_Al Prt_Rem Cont_Prt Add_Blk Prt_Rem Cont_Prt Add_Blk Prt_Rem Close Close Prt_Al Prt_Rem Cont_Prt Add_Blk Prt_Rem Cont_Prt_Rem Cont_Prt_Rem	, t_DI
	21 NOV 95 16:34:09 U.S. Patent & Trademark Office P0013	
	US PAT NO: (4,670,837 LIMAGE AVAILABLE) L6: 6 of 6 US-CL-CURRENT: 195/550; 327/114; 331/1A; 364/232.2, 242, 273.1, 280, 281, 281.3, DIG.1	
	ABSTRACT: The microprocessor unit of a system implemented using metal-oxide-silicon (MOS) technology, is driven by a variable-frequency clock. The microprocessor controls the clock frequency based on the present rate of required microprocessor activity. By driving the microprocessor unit at a lower clock frequency	
	=>	
	INPUT:	

Move	Text Search	C1	ose
21 NOV 95 16:4	4:32 U.S. Patent & Trac	demark Office P001	7
US PAT NO:	5,428,765 [IMAGE AVAILABLE]	L12: 1 of 11	
DETD(2)			
The system bus 10. Interface	The bus 24 is a standard ISA or Is 24 carries a clock signal, CLK, somponent 10 is a Databook DB86082 and Computers, for use with a	to the <u>interface</u> component 2 PC Card Controller for	•
DETDESC:			
DETD(4)			
driving signal	. is the input buffer for interior NCLKIE to an inactive state, one signal RAWCLK within interface column a zero power buffer, then in .	can eliminate clock omponent 10. If buffer 116	
DETDESC:			
DETD (5)			
10, it is nece three-state bu circuit 100. I component 10.	esired to restart the clock inside essary to change the state of signal fer 116 and thereby pass signal blowever, since no clock is available this transition of NCLKIE will need to clock CLK. Therefore, the signal	al NCLKIE to enable the RAWCLK to the clock processing the inside interface cessarily occur asynchronous	
US PAT NO: US-CL-CURRENT:	5,339,395 [IMAGE AVAILABLE] 895/310; 364/232.9, 239.7, 247.4 370/91	L12: 2 of 11, 260.1, 270.5, 271, DIG.1;	
the peripheral with the type circuit is ope interface include operation, a control the microprocess busy signal frengaged in traperipheral mendetect error of transference is	ircuit is described for interfacing to enable data transference between device and a data bus of the micropole of bus control used by the micropole of the peripheral device indications ferring data between the interface of the micropole of the micropole of the micropole of the interface of the	een a memory location within reprocessor. In accordance rocessor, the interface or an asynchronous mode. The stothe mode of interface processor, requests from heral memory location, and any when the peripheral is acceptance also operates to access request during data peripheral device. In	
SUMMARY:			
BSUM(12)			
microprocessor location. The	lata transfers between the interface bus and the interface circuit and interface circuit also receives a AND CLEAR PAGE, PLEASE	d the peripheral memory	
INPUT:			

	995 16:45 DAVID Y. ENG Hold/Res Clr_Out Ref NDC_Add Pg/Scr_Mode Prt_All rt_Rem Cont_Prt Add_Bl	Chg_Sc
Hiterru	Move Text Search Close	
	microprocessor, and an a busy indication from the peripheral device specifying when the peripheral device is engaged in transferring data between the data storage register and the addressed peripheral memory location. In response to the interface operating mode, the request and clock signal received from the microprocessor, and the busy indication received from the peripheral device, the interface circuit operates to control	
	DETDESC:	
	DETD(11)	
	The later point in the specification, input signals such as ADDRESS, R/W*, and CS* are latched into storage locations within bus interface circuit 10 in synchronism with clock signal CLK provided by the host microprocessor 12. The latched values for ADDRESS and R/W* are represented respectively by the	
	DETDESC:	
	DETD(41)	
	The present operating state of the bus interface 10, but with slightly different timings to assure the proper performance of bus interface 10, when the host microprocessor clock (CLK) operates at high speeds.	
	DETDESC:	
	DETD(141)	
	To select the peripheral device for the access (see FIG. 14). Since this all occurs asynchronously with respect to the host clock CLK, the bus interface latches the high to low transition of the CS* signal on the rising edge of the first CLK signal to	
	CLAIMS:	
	CLMS(1)	
	The is engaged in transferring data between the data storage register and the peripheral memory location; and control means responsive to the interface operating mode, the clock signal, the request for access from the microprocessor, and the indication of engagement in data transference from the peripheral device,	
	CLAIMS:	
	CLMS (3)	
	and control means responsive to the interface operating mode, the clock signal, the select signal, the read/write signal, and the busy signal for 16:46:13 COPY AND CLEAR PAGE, PLEASE	
	TNIDIT.	-
	INPUT:	
		3333133333

995 16:45 DAV		NDC_Add Pg/Scr_M	ode [Prt. A]	t Rem Cont Prt	Chg_: Add Blk Prt
Move		Text Searc			Close
21 NOV 95 16:	46:45	U.S. Patent &	Trademark Of	fice	P0020
US PAT NO:	H 1,291 [IM	AGE AVAILABLE]	L	12: 3 of 11	
DETD(30) issued on thi as described interface	s interface. above for the	The operations ca REG coprocessors	n be single on . The coproces	r multi-cycle j ssors on this	ust
DETDESC:					
DETD(67) Clock interf	ace.				
DETDESC:					
DETD (72)					
		The Clock Inte	rface		
DETDESC:			•		
DETD (73)	,				
This interfa U.S. Pat. No.	ce is the chip 4,816,700. The	p clock phases fo ne system uses th	r a clock as o e overlapped o	described in Im clock phases to	el · ·
CLAIMS:					
CLMS(1)		(X)	•		
decoding mu single clos branch logi first coprod	ltiple instruck K cycle on sa C;	n said instruction ctions and issuin id REG interface, 2) connected in p	g, multiple in said MEM into	nstructions dur erface and said	ing a
US PAT NO:	5,274,786 [IMAGE AVAILABLE 08; 364/239.3, 25	4.2, 927.97,	12: 4 of 11 957.5, 968, 968	.1,
	DIG.1, DIG.2;	395/500, 800			
without compr the overall p address relat hardware. Thi current addre memory-page, relatching of	In with an inex omising the or erformance of ching without s is accompliant ess contains the	n reduce the hard expensive memory deverall performance the interface sy adding expensive shed by comparing the same row address portion of the control of t	evice with a second to the current stem by reduction and sophistic and sophistic second to the previous as the previous cycles by	smaller word si t invention imp ing the overhea cated pieces of ious address. W viously accesse avoiding	roves d hen a d
SUMMARY:					
BSUM (14)					
16:46:47 COPY	'AND CLEAR PA	GE, PLEASE		a	
INPUT:					

Move	Text Search	Cl
21 NOV 95 16:46:	58 U.S. Patent & Tra	demark Office P002
US PAT NO:	5,274,786 [IMAGE AVAILABLE]	L12: 4 of 11
latching so as i	provides an apparatus and a meth to save clock cycles in an inter and a memory device. By so reduc ry, overhead may be reduced.	face between a
DETDESC:		
DETD (4)		
latching in acco	apparatus of FIG. 2 saves clock ordance with the invention as fountroller 108 controls	cycles during address llows. During i860 read and
	5,210,858 [IMAGE AVAILABLE]	L12: 5 of 11
supplying a support of the microprocess between the support interface.	col circuit for a computer syste lock signal which drives a micrort clock signal having a lower drives support interface circuit/memory controller, and a bus ont interface circuitry to operation. The clocking control circuitry to circuitry to cort clocking signal and the micrort clocking signal and the micrort circuitry is controlled to encorrocessor and support circuitr	oprocessor and for frequency. The support try such as a peripheral bridge interface, and thus te at a lower frequency than t ensures synchronization roprocessor clocking ween the microprocessor and sure proper communications
SUMMARY:		
BSUM(18)		•
the microprocess	omprise means for receiving a fictor and cache controller and for ever support interface circuitry a first clock signal. The clocking the control of	supplying a support clock having a lower frequency
CLA-IMS:		
CLMS(1)		
cache control	ving a clock signal which drive er and for supplying to said su signal having a frequency lower	pport interface circuitry a
CLAIMS:		
CLMS (6)		
	nitry from said cache controller ID CLEAR PAGE, PLEASE	; and
INPUT: ■		

	1995 16:45 DAV		NDC_Add Pg/Scr_Mod	do IPn+ Al	t_Rem Cont_Prt		hg_Scr
, mrter ru	Move Move	_out b_ker	Text Search		t_Rem Cont_II t	Close	I C_DIK
	21 NOV 95 16:	47.22	U.S. Patent &		fice	P0022	
	US PAT NO:		MAGE AVAILABLE		12: 5 of 11		
	CLMS(6) decreasing the from said some control	he time durati upport interia first clock si oller; and support clock	on of signals tra	said micropo	rocessor and sa		
	US PAT NO: US-CL-CURRENT	4,853,841 [I : \$95/550; 364 270.2, 284	MAGE AVAILABLEJ /222.2, 229, 229. , DIG.1	L: 1, 239, 239.	12: 6 of 11 1, 260, 260.1, 2	270,	
	system to the circuit for reto a frequency provided to a N from the confrequency divided referof a voltage divided clock equal. The admicroprocesso	data speed of ecognizing the y counter of t microprocessounting results ider of a phas divided clock ence frequency control oscill frequency sig justed voltage from which a	ting the serial in a communication process. In which calculates which calculates. The adjustment of the PLL of the control oscillates at the communication.	partner, has transmission reuit and the san adjustme divison signation of e which is completed is adjustment is adjustment is adjustment is adjustment is adjustment is ansmission special is ansmission special is	a recognition speed are inpute resulting courent division signal N is inputted an adjustment cipared with a that the frequejusted until the quency signal are inputted to the peed equal to the peed equal to the speed equal	tted it gnal i to a ircuit ency e	
	DETDESC:						
	DETD(18)	•				0	
	system clock admitted with	for the microp a clock frequ	first microproces rocessor and the ency signal "ftak n operation of the	serial inter t" required	f <mark>ace</mark> can be for its operatio	on.	
	DETDESC:	•					
	DETD(21)						
	serial interi	ice is supplie	2 in which only d with the clock icroprocessor sys	frequency sig	gnal "ftakt", ar	nd	Programme and the second secon
	US PAT NO: US-CL-CURRENT	4,635,260 [II : 371/20.2, 3;	MAGE AVAILABLE] 375/213; <u>395/184</u>		12: 7 of 11		
	and monitored a clock generation processing interface. Each error counter	at the supervator, a receiv repeater sta ch repeater in	status parameters isory terminal. The er-transmitter in tus information, cludes a local osof the error counter, PLEASE	he supervisor terface, a m a display, a cillator, an	ry terminal inclicroprocessor selector and a error detector,	ludes bus	
	INPUT:	sistem -					
	-					-	
						- -	

1995 16:47 DAVID Y. ENG THOUSE Clr_Out Margin NDC_Add Pg/Scr_Mode Prt_Al Prt_Rem Cont_Prt Add_Bl	l (
Move Text Search Close	3
21 NOV 95 16:47:44 U.S. Patent & Trademark Office P0023	
US PAT NO: 4,635,260 [IMAGE AVAILABLE] L12: 7 of 11	
SUMMARY:	ci
BSUM(12)	
In error counter overflow, 64-640 errors, 8-63 errors, 4-7 errors, 1-3 errors and 0 errors). The centralized supervisory terminal includes: a clock generator, a receiver-transmitter interface, an information computer or microprocessor, a display and, optionally, a digital selector and a bus interface. The telemetry device connected	
US PAT NO: 4,539,655 [FMAGE AVAILABLE] L12: 8 of 11 US-CL-CURRENT: 340/825.01; 364/916, 916.2, 919, 919.1, 919.5, 921, 921.4, 921.8, 921.9, 925.6, 926, 926.1, 926.3, 926.7, 926.9, 926.91, 927.2, 927.3, 927.4, 927.6, 927.8, 929, 929.1, 929.2, 929.3, 931, 931.1, 931.4, 931.43, 931.45, 933, 934, 934.2, 934.3, 934.4, 935, 935.1, 935.2, 935.3, 935.4, 935.54, 935.6, 935.7, 937.1, 937.4, 939, 939.4, 939.5, 940, 940.3, 940.4, 940.5, 940.61, 940.64, 940.81, 941, 941.3, 941.7, 942, 942.1, 942.3, 942.4, 942.7, 942.8, 943.9, 943.91, 943.92, 944.2, 944.5, 944.7, 945, 945.7, 946.2, 946.6, 947, 947.1, 948.1, 948.4, 949, 949.1, 949.3, 950, 950.1, 950.2, 950.5, 955, 955.6, 958.5, 959, 959.1, 960, 960.2, 964, 965, 965.76, 965.8, DIG.2	Contact Contact
ABSTRACT: A of a master host computer, network processing nodes for monitoring and control of work locations and a subhost node which interfaces the nodes and host computer. The subhost includes dual microprocessor configurations on a common bus, one for communications and one for control, operating 180.degree. out of phase. Each node can display terminals and the like in accordance with system requirements. The nodes communicate via two fiber optic channels, one operating clockwise and the other counterclockwise with foldback capability in the event of a fault. A conventional signal back-up is also provided.	
DETDESC:	
DEID (39)	ď
PTM 62 provides three independent programmable timer/counters, one of which may be used by the RS-232-C interface 95 as the data transfer clock.	
DETDESC:	
DETD (40)	
The RS-232 communications port 95 working with the PTM 62 or an externally generated baud rate clock input, interfaces this module with the outside world. Communications port 95 consists of a asychronous communications interface adapter (ACIA) and the associated	
DETDESC:	
DETD (76)	
The communications port 151, working with the baud rate generator, 16:47:45 COPY AND CLEAR PAGE, PLEASE	
INPUT:	-

_Scr _Blk

	995 16:47 DAV		DC Add Pg/Scr_Mo	ode Prt_Al	Prt_Rem Cont_Prt		hg_Scr rt_Blk
	Move		Text Searc			Close	
	21 NOV 95 16:	48:06	U.S. Patent &	Trademark 0	ffice	P0024	
	US PAT NO:	4,539,655 []	MAGE AVAILABLE]		L12: 8 of 11		
	input 176, in communication	terfaces this i	module with the c sists of an async	outside worl	ated baud rate © d. The munications adap		
	DETDESC:	•					
	DETD (78)						
	interface the	real time <mark>clo</mark> r. This time_d	t 155 provides t GK/calendar 154 d elay in accessin	device with	y required to the onboard ime clock allows	for	
	US PAT NO: US-CL-CURRENT	927.5, 927 933.2, 933 940.2, 942	.3, 935, 935.2, 9 .7, 942.8, 946.2	.4, 925.6, 9 98, 927.99, 935.3, 935.4 , 946.6, 947	L12: 9 of 11 26.1, 926.5, 927 928, 929, 931.3, 935.6, 940, 94 947.1, 948.1, 965.8, DIG.2; 45	0.1, 950,	
	self-clocking an eight-digi recovering a	serial data but display. The	us for accommoda interface adaptend a non-return-	ting a twent er includes to-zero (NRZ	or by a three-wi y-key keyboard a circuitry for) data signal fr of the serial.	nd om	
	SUMMARY:						
	BSUM (5)						
	addition, clo	ck and timing : proper operation data signals b	signals must also on.Separate 🗖 🗖	o be connect MM and timin	ons are required. ed to such inter eg signals render ighly susceptibl	face the	
	US PAT NO: US-CL-CURR	ENT: 395/853: 🤅	.5, 240.9, 244, 3	, 232.8, 238	L12: 10 of 11 .3, 238.4, 240, , 276.5, 276.8,	240.1, 284,	
	number of lin full width da information i cycles. An en- cycle of info length (numbe lines, one frare needed to	es which is lette word. Information transfer of bytes) of the micropy	ss than the number mation transfer on sutilizing two specification placer specifies the data to be moved occasion and the coasic interface.	er necessary is effected or more int aced on the type of d. Only two	erface clock bus during the f . transfer, a additional simpl	or a irst nd the	
					·		
	INPUT:					-	
				· · · · · · · · · · · · · · · · · · ·		_	
						<u> </u>	
8				***************************************			

Interrupt Hold/Res Clr_Out	
US PAT NO: 4,315,308 [IMAGE AVAILABLE] L12: 10 of 11 SUMMARY: BSUM(6) The read and write input/output and memory operations, thus resulting in reduced pin requirements. In addition to a line carrying system	
US PAT NO: 4,315,308 [IMAGE AVAILABLE] SUMMARY: BSUM(6) The read and write input/output and memory operations, thus resulting in reduced pin requirements. In addition to a line carrying system	
SUMMARY: BSUM(6) The read and write input/output and memory operations, thus resulting in reduced pin requirements. In addition to a line carrying system	
The read and write input/output and memory operations, thus resulting in reduced pin requirements. In addition to a line carrying system	
resulting in reduced pin requirements. In addition to a line carrying system	
clock signals, a typical microprocessor interface would include the following lines:	
US PAT NO: 4,050,096 [IMAGE AVAILABLE] L12: 11 of 11 US-CL-CURRENT: ED57494; 364/225, 229, 229.2, 230, 230.3, 230.4, 232.7, 232.8, 238.3, 238.5, 240.1, 241.2, 241.5, 242.1, 243, 243.3, 243.4, 244, 244.3, 244.6, 245, 245.1, 246, 246.3, 252.3, 252.6, 254, 254.4, 254.5, 254.8, 255, 255.1, 255.2, 255.5, 259, 259.4, 259.7, 261.3, 261.5, 263.2, 264, 264.6, 265, 265.3, 270, 270.3, 270.5, 270.6, 271.5, 271.6, 271.8, 273.4, DIG.1	
ABSTRACT: A digital system comprises a plurality of metal-oxide-semiconductors (MOS) chip random access memory (RAM) and read only memory (ROM) and peripheral interface adaptor circuits used as part of the computer coupled to a common bidirectional data bus which is coupled to and controlled by a microprocessor unit (MPU) chip. In the digital system, data transfers on the common bidirectional data bus are accomplished without the use when the memory is ready to transfer data is not required. This is accomplished by logic circuitry which expands a clock signal pulse which is applied to the microprocessor chip whenever a memory location is addressed which has a longer access time than is consistent with the width of the pulse ordinarily applied to the microprocessor to effect its operation.	
DETDESC:	
DETD (205)	
The Microprocessor Unit (MPU) may be configured with a Read Only Memory (ROM), Random Access Memory (RAM), a Peripheral Interface Adapter (RIA), restart circuitry and Clock circuitry to form a minimum functional system, as shown in FIG. 11). Such a system can easily be adapted for	
=> d his	
(FILE 'USPAT' ENTERED AT 16:21:54 ON 21 NOV 95) SET PAGELENGTH 62 SET LINELENGTH 78 L1 26522 S 395/?/CCLS	
L2 1403 S L1 AND (MICROPROCESSOR?)/AB L3 2 S L2 AND (RING (5A) COUNTER (5A) CLOCK?) L4 7 S L2 AND (COUNTER (5A) CLOCK?)/AB L5 28 S L1 AND (MICROPROCESSOR? (5A) COUNTER (5A) CLOCK?) L6 6 S L1 AND (MICROPROCESSOR? (5A) VARIABLE (5A) CLOCK?)	
L7 65 S L1 AND (RING (5A) COUNTER (5A) CLOCK?) L8 2 S L7 AND MICROPROCESSOR?/AB	
L9 3 S L1 AND (CIRCULAR (5A) COUNTER (5A) CLOCK?) L10 1403 S L1 AND MICROPROCESSOR?/AB L11 78 S L10 AND INTERFACE? (5A) CLOCK 16:48:43 COPY AND CLEAR PAGE, PLEASE	
INPUT: ■	
INLO1:	

Nov 21,	1995 16:4	8 DAV	ID Y. EN	G Bac	Type Adding	/Scr_Mode Prt	Al Pat Po	m Cont Put	IAdd Blk	Chg_Scr
Interru	Move	Kes [CI]			Teset	Search	AI rt_ke	m Cont_Prt	Close	Prt_bik
		Time 1-1	yan	Cri-	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	a tarte i	Jum/4			
	21 NOV L12	95 16:	48:59 11 S L11	AND	U.S. Par	tent & Tradem AND CLOCK?)/	ark Office AB		P0026	
			11 0 211		(1.11211111021		· -			
	=>									
							•			
								•		
							•			
					•					
	INPU	r. =								
	1141 01								_	
							·			
200000000000000000000000000000000000000			AND DESCRIPTION OF THE PERSON NAMED IN		Contraction and Contraction Contraction					